



# TFT LCD Approval Specification

# MODEL NO.: V315B5 - L02

Customer:

Approved b	y:		
Note:			
	000		
Approved By	TV Product Marketin	ng & Management Div	
Approved By	Chao-Ch	nun Chung	
Reviewed By	QRA Dept.	Product Development Div.	
Tieviewed by	Hsin-nan Chen	WT Lin	
Propared By	LCD TV Marketing and	Product Management Div	
Prepared By	CY Chang Wen-Kai Tsa		



Approval

# **CONTENTS** -

R	EVISION HISTORY		3
1.	GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2.	ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 PACKAGE STORAGE 2.3ELECTRICAL ABSOLUTE RATINGS 2.3.1 TFT LCD MODULE 2.3.2 BACKLIGHT UNIT		5
3.	ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT INVERTER UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTI 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERFACE CHARACTERISTICS	ERISTICS	7
4.	BLOCK DIAGRAM 4.1 TFT LCD MODULE		13
5.	INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT		14
6.	INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		20
7.	OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		24
8.	DEFINITION OF LABELS 8.1 CMO MODULE LABEL		28
9.	PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD		29
1(	D. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS		31
11	. MECHANICAL CHARACTERISTICS		32



**②** 

# **REVISION HISTORY**

	<u>REVISION HISTORY</u>									
Version	Date	Page (New)	Section	Description						
Ver 2.0	Jun 1,2009	All	All	Approval Specification was first issued.						
Ver 2.1	Jan 26,2010	P4-23	EE	Modified 1.1 OVERVIEW						
				Modified 2.3 ELECTRICAL ABSOLUTE RATINGS						
				Modified 3.1 TFT LCD MODULE						
				Modified 4.1 TFT LCD MODULE						
				Modified 5. INTERFACE PIN CONNECTION						
				Modified 6. INTERFACE TIMING						
		P11	Inverter	Modified 3.2 BACKLIGHT INVERTER UNIT						
		P9	BLUOPT	Modified 3.2 BACKLIGHT INVERTER UNIT						
		P24	OPT	Modified 7.2 OPTICAL SPECIFICATIONS						
		P26	OPT	Modified 7. OPTICAL CHARACTERISTICS						
		P28	PM	Modified 8.1 CMO MODULE LABEL						

Approva

### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

V315B5- L02 is a 31.5" TFT Liquid Crystal Display module with 4U-type CCFL Backlight unit and 1ch-LVDS interface. This module supports 1366 x 768 WXGA format and can display 16.7M (8-bit/color) colors. The inverter module for backlight is built-in.

#### **1.2 FEATURES**

- -High brightness (450 nits)
- Ultra-high contrast ratio (3000:1)
- Fast response time (gray to gray average 8.5ms)
- High color saturation NTSC 72%
- Ultra wide viewing angle: 176(H)/176(V) (CR≥20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
- Low color shift function

#### 1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

#### 1.4 GENERAL SPECIFICATIONS

Item	Unit	Note	
Active Area	697.6845 (H) x 392.256 (V) (31.51" diagonal)	mm	(1)
Bezel Opening Area	703.8 (H) x 398.4 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1366 x R.G.B. x 768	pixel	
Pixel Pitch (Sub Pixel)	0.17025(H) x 0.51075 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	ı	
Surface Treatment	Anti-Glare coating (Haze 11%), Hard coating (3H)	-	

### 1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	759	760	761	mm	(1)
Madula Cina	Vertical(V)	449	450	451	mm	(1)
Module Size	Depth(D)	31.5	32.5	33.5	mm	To Rear
	Depth(D)	49.2	50.2	51.2	mm	To inverter cover
We	eight		5330		g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.



# 2. ABSOLUTE MAXIMUM RATINGS


#### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note		
item	Syllibol	Min.	Max.	Offic	NOLE	
Storage Temperature	T <sub>ST</sub>	-20	+60	ōC	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	oC	(1), (2)	
Shock (Non-Operating)	S <sub>NOP</sub>	•	50	G	(3), (5)	
Vibration (Non-Operating)	$V_{NOP}$	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40  ${}^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.







Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02

Approval

# 2.2 Package storage

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

#### 2.3 ELECTRICAL ABSOLUTE RATINGS

#### 2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Min.		Max.	Offic	Note	
Power Supply Voltage	Vcc	-0.3	13.5	V	(1)	
Input Signal Voltage	VIN	-0.3	3.6	V	(1)	

#### 2.3.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	NOLE
Lamp Voltage	$V_{W}$	_	3000	$V_{RMS}$	
Power Supply Voltage	$V_{BL}$	0	30	٧	(1)
Control Signal Level	_	-0.3	7	٧	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3)The control signals include On/Off Control, Internal PWM Control, External PWM Control.





Approval

# 3. ELECTRICAL CHARACTERISTICS


#### 3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter			Symbol		Value		Unit	Note
	Faramen	<b>∃</b> I	Syllibol	Min.	Тур.	Max.	Offic	NOLE
Power Su	pply Voltage		V <sub>CC</sub>	10.8	12.0	13.2	V	(1)
Rush Curi	rent		I <sub>RUSH</sub>	-	-	4	Α	(2)
		White		1	0.56	-	Α	
Power S	upply Current	Horizontal Stripe	$I_{CC}$		0.66	0.8	Α	(3)
		Black		1	0.47	-	Α	
	Differential Inp		$V_{\text{LVTH}}$	+100	_		mV	
	Threshold Vol		<b>V</b> LVTH	+100	_		111 V	
LVDS	Differential Inp		$V_{LVTL}$		_	-100	mV	
Interface	Threshold Vol	tage	▼ LVIL		_	-100	111.0	
	Common Inpu	t Voltage	$V_{LVC}$	1.0	1.2	1.4	V	<b>&gt;</b>
Differential input		out voltage	$ V_{ID} $	200	-	600	mV	
	Terminating Resistor		R <sub>T</sub>	-	100	-	ohm	
CMOS	Input High Threshold Voltage		$V_{IH}$	2.7	-	3.3	V	
interface	Input Low Thre	eshold Voltage	$V_{IL}$	0	- 4	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



# Vcc rising time is 470us







Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02

Approval

Note (3) The specified power supply current is under the conditions at Vcc =12V, Ta = 25 ± 2 °C, f<sub>v</sub> = 60 Hz, whereas a power dissipation check pattern below is displayed.



Note (4) The LVDS input characteristics are as follows:





Approval

## 3.2 BACKLIGHT INVERTER UNIT


## 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note	
Farameter	Syllibol	Min. Typ. Max.		Max.		
Lamp Voltage	$V_W$	1	1550	-	$V_{RMS}$	$I_L = 10.5 \text{mA}$
Lamp Current	L	10.0	10.5	11.0	$mA_{RMS}$	(1)
Lower Ctarting Valtage	\/	1	-	2700	$V_{RMS}$	(2), $Ta = 0  {}^{\circ}C$
Lamp Starting Voltage	Vs	-	-	2290	$V_{RMS}$	(2), Ta = 25 <sup>o</sup> C
Operating Frequency	Fo	30	-	80	KHz	(3)
Lamp Life Time	$L_BL$	50,000		-	Hrs	(4)

### **3.2.2 INVERTER CHARACTERISTICS** (Ta = $25 \pm 2$ $^{\circ}$ C)

Parameter	Symbol		Value	Unit	Note	
Farameter	Syllibol	Min.	Тур.	Max.	Offic	Note
Power Consumption	$P_{BL}$	-	65	69	W	$(5),(6), I_L = 10.5mA$
Input Voltage	$V_{BL}$	22.8	24	25.2	$V_{DC}$	
Input Current	$I_{BL}$	-	2.71	2.88	Α	Non Dimming
Input Ripple Noise	-	-	-	912	$mV_{P-P}$	V <sub>BL</sub> =22.8V
Oscillating Frequency	Fw	60	63	66	kHz	(3)
Dimming frequency	F <sub>B</sub>	150	160	170	Hz	
Minimum Duty Ratio	$D_{MIN}$	-	20	-	%	

Note (1) Lamp current is measured by utilizing AC current probe Tektronix P6022 as shown below:







- **Note (2)** The lamp starting voltage V<sub>S</sub> should be applied to the lamp for more than 1 second under starting up duration. Otherwise the lamp could not be lighted on completed.
- **Note (3)** The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at  $Ta = 25 \pm 2$  °C and  $I_L = 10.0 \sim 11.0 \text{ mA}_{RMS}$ .
- **Note (5)** The power supply capacity should be higher than the total inverter power consumption P<sub>BL</sub>. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- **Note (6)** The measurement condition of Max. value is based on 31.5" backlight unit under input voltage 24V, average lamp current 10.8 mA and lighting 30 minutes later.



Approval

# 3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		0	Test		Value			Mata
		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	$V_{BLON}$		2.0	_	5.0	٧	
On/On Control voitage	OFF	V BLON		0	_	0.8	٧	
Internal PWM Control	MAX	$V_{IPWM}$	_	3.0	3.15	3.3	V	Maximum duty ratio
Voltage	MIN	V IPWM		_	0	_	V	Minimum duty ratio
External PWM Control	HI	$V_{EPWM}$	_	2.0	_	5.0	V	Duty on
Voltage	LO	▼ EPW M		0	_	8.0	V	Duty off
Error Signal		ERR	_	_	_	_	٧	
VBL Rising Time		Tr1	_	30	_	_	ms	10%-90%V <sub>BL</sub>
VBL Falling Time		Tf1		30	_	_	ms	10 /6-90 /6 V BL
Control Signal Rising Tin	ne	Tr	_	_	_	100	ms	
Control Signal Falling Tir	ne	Tf			_	100	ms	
PWM Signal Rising Time	)	$T_{PWMR}$				50	us	
PWM Signal Falling Time	Э	$T_{PWMF}$			_	50	us	
Input impedance		$R_{IN}$		1			ΜΩ	
PWM Delay Time		$T_{PWM}$		100		) —	ms	
BLON Delay Time		Ton	_	300		_	ms	
DLON Delay Tille		T <sub>on1</sub>	-	300	)	_	ms	
BLON Off Time		$T_{off}$	_	300		_	ms	

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL  $\rightarrow$  PWM signal  $\rightarrow$  BLON


Turn OFF sequence: BLOFF  $\rightarrow$  PWM signal  $\rightarrow$  VBL

Note (4) When inverter protective function is triggered, ERR will output open collector status; In normal operation, the signal of ERR will output a low level voltage.





Approval






Approval

# 4. BLOCK DIAGRAM

#### 4.1 TFT LCD MODULE



www.panelook.com

Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02

Approval


## 5. INTERFACE PIN CONNECTION

#### **5.1 TFT LCD MODULE**

# **CNF1 Connector Pin Assignment**

Pin No.	Symbol	Description	Note
1	VCC	Power supply: +12V	
2	VCC	Power supply: +12V	
3	VCC	Power supply: +12V	
4	VCC	Power supply: +12V	
5	GND	Ground	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	SELLVDS	Select LVDS data format	(2)(5)
10	ODSEL	Overdrive Lookup Table Selection	(3)(5)
11	GND	Ground	
12	RX0-	Negative transmission data of pixel 0	
13	RX0+	Positive transmission data of pixel 0	
14	GND	Ground	
15	RX1-	Negative transmission data of pixel 1	
16	RX1+	Positive transmission data of pixel 1	
17	GND	Ground	
18	RX2-	Negative transmission data of pixel 2	
19	RX2+	Positive transmission data of pixel 2	
20	GND	Ground	
21	RXCLK-	Negative of clock	
22	RXCLK+	Positive of clock	
23	GND	Ground	
24	RX3-	Negative transmission data of pixel 3	
25	RX3+	Positive transmission data of pixel 3	
26	GND	Ground	
27	NC	No connection	(4)
28	NC	No connection	(4)
29	GND	Ground	
30	GND	Ground	

Note (1) Connector type: STARCONN 093G30-B0001A or P-TWO 187053-30091 LVDS connector pin orderdefined as follows



Note (2) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format. Please refer to 5.5 LVDS INTERFACE

Note (3) Overdrive lookup table selection. The Overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.



Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02

Approval


Low = Open or connect to GND, High = Connect to +3.3V

ODSEL	Note
L or Open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (4) Reserved for internal use. Left it open.

Note (5) LVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




### 5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN2-CN5 (Housing): Cvilux CP0404S0000 or equivalent

Pin No.	Symbol	Description	Wire Color
1	HV	High Voltage	PINK
2	HV	High Voltage	WHITE

Note (1) The backlight interface housing for high voltage side is Cvilux CP0404S0000 or equivalent. The mating header on inverter part number is Cvilux CP042CP1MR0-LF or equivalent





Approval

## **5.3 INVERTER UNIT**

CN1(Header): YEONHO 20022WR\_14AML or equivalent

Pin No.	Symbol	Description	
1			
2			
3	VBL	+24V Power input	
4			
5			
6			
7			
8	GND	Ground	
9			
10			
11	ERR	Normal (GND)	
		Abnormal ( open collector)	
12	BLON	Backlight on/off control	
13	I_PWM	Internal PWM control signal	
14	F PWM	External PWM control signal	

#### Notice:

Note (1) PIN 13:Internal PWM Control (Use Pin 13): Pin 14 must open.

Note (2) PIN 14:External PWM Control (Use Pin 14): Pin 13 must open.

Note (3) Pin 13(I\_PWM) and Pin 14(E\_PWM) can't open in same period.

CN2(Header): CviLux CP042EP1MFB-LF or equivalent


Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage





Approval

## **5.4 BLOCK DIAGRAM OF INTERFACE**



: Pixel R Data G0~G7 : Pixel G Data

R0~R7

DE

B0~B7 : Pixel B Data

: Data enable signal DCLK : Data clock signal

Note (1) The system must have the transmitter to drive the module.


Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.




Approval

# **5.5 LVDS INTERFACE**

# $SELLVDS = L or Open \quad (VESA)$



# SELLVDS = H (JEIDA)



R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or( "L" or OPEN)





Approval

## **5.6 COLOR DATA INPUT ASSIGNMENT**

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

versus	data input.																								
										I		Da		Sigr											
	Color		1		Re			1	l					reer							Blı			1	
	1	R7	R6	R5	R4	R3	R2	R1	R0	G7		G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	В3			B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	3	:		:	<b>:</b>	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	·	:			:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
i ieu	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Crov	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Gray Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	1	l : ,	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Curry	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Gray	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





# 6. INTERFACE TIMING

#### **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F <sub>clkin</sub> (=1/TC)	60	76	82	MHz	
LVDS	Input cycle to cycle jitter	T <sub>rcl</sub>	_	-	200	ps	(3)
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F <sub>clkin</sub> -2%	_	F <sub>clkin</sub> +2%	MHz	
Clock modulation range Spread spectrum modulation frequency  LVDS Setup Time Receiver Data Hold Time  Vertical Active	F <sub>SSM</sub>			200	KHz	(4)	
LVDS	Setup Time	Tlvsu	600	-		ps	
	Hold Time	Tlvhd	600		) –	ps	(5)
Dutu	Eromo Doto	F <sub>r5</sub>	47	50	53	Hz	(6)
	Traine Rate	F <sub>r6</sub>	57	60	63	Hz	(0)
	Total	Tv	778	806	888	Th	Tv=Tvd+Tvb
Display Term	Display	Tvd	768	768	768	Th	_
	Blank	Tvb	10	38	120	Th	_
Horizontal	Total	Th	1442	1560	1936	Тс	Th=Thd+Thb
Active	Display	Thd	1366	1366	1366	Тс	_
Display Term	Blank	Thb	76	194	570	Tc	_

Note (1) Please make sure the range of pixel clock has follow the below equation:

Folkin(max) 
$$\geq$$
 Fr6  $\times$  Tv  $\times$  Th

$$F_{r5} \times Tv \times Th \ge F_{clkin(min)}$$

Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:




DAT

Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02


Approval

# INPUT SIGNAL TIMING DIAGRAM



Valid display data (1366)


Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl =  $IT_1 - TI$ 






Approval

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

# LVDS RECEIVER INTERFACE TIMING DIAGRAM



Note (6) : (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information




Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02

Approval

## 6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$ 

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



#### **Power ON/OFF Sequence**

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0, that maybe cause electrical overstress failures.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.



Approval

## 7. OPTICAL CHARACTERISTICS

### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	$V_{CC}$	12.0	V		
Input Signal	According to typical va	alue in "3. ELECTRICAL (	CHARACTERISTICS"		
Lamp Current	l <sub>L</sub>	10.5±0.5	mA		
Oscillating Frequency (Inverter)	F <sub>W</sub>	63±3	KHz		
Frame rate	Fr	60	Hz		

#### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note		
Contrast Ratio		CR		2500	3000	•	-	(2)		
Response Tim	е	Gray to gray average			8.5	14	ms	(3)		
Center Luminance of White		L <sub>C</sub>		400	450	•	cd/m <sup>2</sup>	(4)		
White Variation		δW		-	-	1.3	-	(7)		
Cross Talk		CT	0 00 0	-	-	4.0	%	(5)		
	Pod	Rx			0.647		-			
	$\begin{array}{c c} \text{Contrast Ratio} & \text{CR} \\ \text{desponse Time} & \text{Gray to gray average} \\ \text{denter Luminance of White} & \text{L}_{\mathbb{C}} \\ \text{White Variation} & \text{SW} \\ \text{Cross Talk} & \text{CT} \\ & \text{Rx} \\ & \text{Ry} \\ & \text{Green} \\ & \text{Green} \\ \text{Color Blue} & \text{By} \\ & \text{White} \\ & \text{Wy} \\ & \text{Color Gamut} & \text{CG} \\ & \text{Horizontal} \\ & \text{Horizontal} \\ & \text{CR} \\ & \text{Gray to gray average} \\ & \text{RV} \\ & \text{RV} \\ & \text{GW} \\ & \text{GW} \\ & \text{COIST} \\ & \text{COIST} \\ & \text{CR} \\ & CR$	Viewing Angle at		0.334		-				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Gx	Normal Direction		0.275		-			
	0.596	Тур	-	(6)						
	Blue	Bx		-0.03	0.143	+0.03	- (2 ms (3) cd/m² (4) - (7) (5) - (6) - (6) - (6) - (6) - (6)	(6)		
Cilionalicity	Dide	Ву			0.068		-			
	White	Wx			0.285		-			
	VVIIILE	Wy			0.293		-			
	Color Gamut	CG			72	8.5	NTSC			
	Horizontal	$\theta_{x}$ +		80	88	-				
	Tionzoniai	$\theta_{x}$ -	CB>20	80	88	-	Dog	(1)		
	Vertical	θγ+	U⊓∠2U	80	88	-	Deg.	(1)		
	Vertical	θ <sub>Y</sub> -		80	88	-				




Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02

Approval

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time:



The driving signal means the signal of luminance 0%, 20%, 40%, 60%, 80%, 100%. Gray to gray average time means the average switching time of luminance 0%,20%, 40%, 60%, 80%, 100% to each other.



Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02

Approval

# Note (4) Definition of Luminance of White (L<sub>C</sub>):

Measure the luminance of gray level 255 at center point and 5 points

$$L_C = L(5)$$

where L (x) is corresponding to the luminance of the point X at the figure in Note (7).


# Note (5) Definition of Cross Talk (CT):

$$CT = |YB - YA| / YA \times 100$$
 (%)

Where:


Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m2)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m2)



# Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.






Approval

Note (7) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum \left[L \ (1), \ L \ (2), \ L \ (3), \ L \ (4), \ L \ (5)\right] \ / \ Minimum \left[L \ (1), \ L \ (2), \ L \ (3), \ L \ (4), \ L \ (5)\right]$ 







Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02 Approval

#### 8. DEFINITION OF LABELS

#### 8.1 CMO MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





(a) Model Name: V315B5-L02

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.





Approval

## 9. PACKAGING

#### 9.1 PACKING SPECIFICATIONS

- (1) 5 LCD TV modules / 1 Box
- (2) Box dimensions: 826(L) X 376 (W) X 540 (H)
- (3) Weight: approximately 30Kg (5 modules per box)

### 9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method




Figure.9-1 packing method



Approval




Figure.9-2 packing method



Issued Date: Jan. 26, 2010 Model No.: V315B5 - L02

Approval

#### 10. PRECAUTIONS

#### 10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.


#### **10.2 SAFETY PRECAUTIONS**

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.



Approval


# 11. MECHANICAL CHARACTERISTICS







Approval







Approval

